Abstract-Continual scaling of transistors and interconnects has exacerbated the power and thermal management problems in the design of ultralarge-scale integrated (ULSI) circuits. This paper presents an efficient thermal-analysis method of O(N lg N ) complexity, where N is the number of blocks that discretize the heat-source or temperature-observation regions. The method is named LOTAGre and formulated using the Green's function for heat conduction through multiple-layer materials, which account for the structure of ULSI chips and the accompanying heat sinks and mounting accessories. In addition to analyzing the thermal effects of the distributive heat sources, LOTAGre also considers the ambient temperature effects that are generally excluded in conventional Green's function-based thermal-analysis tools in order to avoid the concomitant analytical complexity. By employing the well-known eigen-expansion technique and classical transmissionline theory, fully analytical and explicit formulas are derived in this paper for the multilayer Green's function with the inclusion of the s-domain version, the homogeneous and inhomogeneous solutions to the heat-conduction equation. Then, the discrete cosine transform and its inversion are employed to accelerate the numerical computation of the homogeneous and inhomogeneous solutions. This paper includes extensive experimental results to demonstrate that LOTAGre can be as accurate as FLUENT, a sophisticated computational fluid dynamics tool, while speeding up the simulation run time by two to three orders of magnitude in comparison to FLUENT as well as conventional Green's functionbased thermal-analysis methods. This paper also discusses the limitations of using the traditional single-layer thermal model in thermal analysis for approximating a multilayer chip structure.
I. INTRODUCTION
C ONTINUAL shrinking of metal-oxide-semiconductor field-effect transistor (MOSFET) feature sizes and interconnect wire geometries profoundly affects the performance and reliability of ultralarge-scale integrated (ULSI) circuits. Accurate estimation of thermal profile and identification of localized hot spots inside a chip are utterly important in verifying and predicting the performance and reliability of the microelectronic chip before its actual fabrication. In the stateof-the-art sub-100 nanometer complementary MOS (CMOS) process technologies with hundreds of million transistors packed densely inside a chip, precise modeling of heat generation and the concomitant steady-state thermal distribution across the die of a chip has become crucial since the ULSI chips are operating at several gigahertz (GHz) of clock speed. In addition to causing catastrophic thermal rundown, high chip temperature may exacerbate many types of subtle timing failures. For example, the MOSFET carrier mobility and threshold voltage reduce at a higher gate temperature. This temperatureinduced lowering of MOSFET parameters may lead to anomalous timing behavior of a logic gate. As corroborated by the alpha-power law MOSFET model [1] , [2] it may decrease the gate delay if the gate supply voltage is higher than the zerotemperature coefficient (ZTC) point, e.g., 1.2 V, while it may increase the gate delay if the gate supply voltage is below the ZTC point. Gate temperature also affects the gate subthreshold leakage current and thereby its static power consumption. Therefore, the temperature distribution within a chip must be calculated with high precision in order to ensure the robustness and the performance of a low-power and low-voltage integrated circuit (IC) operating in the subthreshold mode. It should be noted that with progressive IC supply voltage scaling toward 1 V, the low-power IC design trend is moving toward the subthreshold mode of transistor operation [3] , [4] . Temperature distribution inside a chip also prominently influences the signal propagation delays in on-chip global and local interconnects. Using low-k dielectric constant materials in interconnects has considerably reduced the capacitive coupling between adjacent interconnects. However, it simultaneously reduces the material heat conductivities, thereby aggravating the interconnect self-Joule heating problem [5] . A higher interconnect temperature leads to a larger interconnect delay due to the increased interconnect resistance [6] . Thermal effects on gate and interconnect timing now pose major challenges to microprocessor designers in adjusting the clock distribution networks across the entire chip. Notably, the chip temperature gradients in lieu of a set of worst or best case chip temperature values must be considered to control the clock skews and to avoid synchronization failures under widely varying operating conditions of a chip [7] . On the other hand, the increased power density and the resulting elevation of temperature inside a chip will reduce the mean time to fail of metal wires due to accelerated electromigration of metal ions as described by the well-known Black's equation [8] , [9] . To meet the stringent requirements of IC reliability concurrently with high performance of the IC, thermal-aware chip design has now become a part and parcel of chip design flow that incorporates repetitive full-chip thermal analysis over millions of transistors and interconnects [10] .
0278-0070/$25.00 © 2007 IEEE In IC thermal analysis, the steady-state and time-dependent heat-conduction equations have been traditionally solved by grid-based methods, including the finite-difference (FD), the finite-element (FE), the boundary-element (BE), and the thermal network methods. Grid-based methods can expediently handle complicated chip geometries of a ULSI chip, albeit requiring large amounts of grids for volume/surface meshing. Therefore, various sophisticated acceleration techniques were introduced in grid-based thermal-analysis methods, such as the Krylov-subspace-based model order reduction technique, the alternating direction implicit method, the adaptive meshing technique, and sparse-matrix algorithms [11] - [13] . In comparison to grid-based methods, Green's function-based thermal-analysis methods are advantageous in ULSI physical design algorithms such as floor planning and cell placement [14] - [16] . Green's function-based methods do not discretize the chip regions without heat sources and temperature monitoring. Therefore, the Green's function-based methods improve simulation speed by a few orders of magnitude by selectively avoiding unnecessary and costly discretization of chip space. Using a simplified single-layer thermal model (STM), which considers one homogeneous material in the simulated environment, the heat-conduction Green's function under various boundary conditions (BCs) has been investigated in the literature and proposed for performing thermal analysis of ULSI chips [14] , [16] , [17] . Since a realistic chip comprises multiplelayer heterogeneous materials, the heat-conduction Green's function based on a multilayer thermal model (MTM) should have broad applications in IC thermal analysis, for example, in establishing compact thermal models and in analyzing the thermal distribution in the cutting-edge three-dimensional (3-D) ICs where multiple active layers are vertically integrated [18] - [20] .
The Green's function used in the thermal analysis is derived from the Poisson's equation that widely occurs in extraction of parasitic elements within an IC. However, the adoption styles of the Green's function in thermal analysis and in parasitic exaction differ in several aspects. In parasitic exaction, charge sources are presumed to distribute through the surfaces of conducting geometries, thereby leading to the frequent use of a charge-sheet model [21] - [23] . In thermal analysis, however, heat sources span 3-D volumes of space. On the other hand, the chip horizontal dimensions are often approximated as infinite in parasitic extraction. The approximations permit one either to directly use the free-space Green's function or alternatively to utilize the radial symmetric property to simplify the Green's function by applying Hankel transformation [21] , [24] . In thermal analysis, the real horizontal dimensions of the simulated chip should be used. Therefore, the specific BCs should be imposed on the four chip sidewalls to model heat insulation and other phenomena of heat transfer between the sidewalls and the ambient environment [16] . For substrate coupling analysis, although the Green's function was derived with the consideration of heterogeneous dielectric materials and chip sidewalls, zero potential and zero-potential gradient were assumed for the top and bottom surfaces of a chip [25] . Further, numerical stability problem was noticed in calculating the Green's function [25] , [26] . However, in thermal analysis, general heat-convection BCs should be imposed on the top and bottom surfaces of a chip.
For the aforementioned reasons, one objective of this paper is to derive the heat-conduction Green's function under various BCs for a multiple-layer structured chip consisting of heterogeneous heat-conduction materials. The other objective of this paper is to account for the effects of ambient temperatures, which have often been assumed uniformly surrounding the chip by traditional Green's function-based thermal-analysis methods [14] - [16] . Due to the existence of dissimilar temperature gradients at different boundaries of the chip and the inequity of heat flow from different chip surfaces to the outer environment, the ambient temperatures can be nonuniform. This paper introduces a Green's function-based thermal-analysis method which accurately accounts for ambient temperatures by separating the temperature distribution inside a chip into two parts: an inhomogeneous temperature distribution attributed to only the heat sources inside the chip and a homogeneous temperature distribution attributed to only the ambient temperatures around the chip.
The proposed method is of O(N lg N ) complexity in contrast to traditional Green's function-based thermal-analysis methods having much higher run-time complexities [14] - [16] . The traditional methods evaluate the chip temperature distribution according to the following procedure: Heat sources are at first modeled as discrete blocks; then, the temperatures of the observed chip regions are computed by summing the products of the heat-source power densities and the Green's function values. To evaluate the temperatures of N target blocks raised by N heat-source blocks, the procedure becomes equivalent to a direct matrix-vector product operation on an N × N matrix and an N -dimensional vector. Therefore, a thermalanalysis method of this type requires O(N 2 ) computations to obtain the intended temperatures. Such a quadratic increase of computational time becomes very prominent, especially when the method is used in an inner loop and iterated for many times. The proposed method in this paper avoids the dense matrix-vector product operation and significantly speeds up the thermal analysis of ULSI chips by utilizing the eigen-expansion technique based on orthogonal trigonometric functions.
The issue of thermal distribution in a rectangular multilayer structure has attracted intense research interest. The classic temperature solution for a three-layer structure with surface heat generation was given in [27] , while in [28] , a concise recursion relation for the surface temperature was presented without restricting the number of layers. To consider the surface heat convection and interior heat-generation issue, pseudolayer approximation and linear system formulation in frequency domain were proposed in [29] . In [30] , a linear system formulation via the use of separation of variables was proposed to compute the eigenfunctions and time constants. In [31] and [32] , twoport network was employed for handling thermal BCs. In [19] , volume heat-generation issue was considered and transfer matrices were employed to describe the thermal transfer impedances. Most recently, in [33] , general nonlinear heatconvection BCs were considered and a system of equations was suggested for handling heterogeneous materials. In this paper, analytical formulas for the multilayer heat-conduction Green's function including the s-domain version are presented, which not only can be used in the thermal analysis of ULSI chips, but also can be deployed in the thermal analysis of general multilayer structures and in the establishment of compact thermal models [19] , [20] . For example, by using the derived multilayer Green's function, this paper obtains a surface-temperature solution that agrees with the recursion relation in [28] ; and by using the s-domain Green's function, double Fourier series solution similar to that in [19] is obtained for the surface thermal transfer impedance. The eigen-expansion coefficients of the multilayer heat-conduction Green's function, including the s-domain version, are given by fully analytical and explicit formulas, thereby providing a means for fast thermal characterization of multilayer structures. Additionally, this paper employs two-dimensional (2-D) discrete cosine transform (DCT) and inverse DCT in computing the double Fourier series.
The rest of this paper is organized as follows. Section II mathematically describes the chip-level thermal-analysis issue. Section III introduces the theoretical framework for applying the Green's function in thermal analysis. Section IV derives the inhomogeneous solution. Specifically, the multilayer heatconduction Green's function has been derived with the inclusion of the s-domain version. Section V derives analytical formulas for the homogeneous solution to the heat-conduction equation. Section VI presents an O(N lg N ) algorithm for computing the inhomogeneous solution. Section VII presents an algorithm of the same complexity for computing the homogeneous solution. Also, it introduces the thermal-analysis method LOTAGre. Section VIII experimentally demonstrates the accuracy and speed advantage of LOTAGre, in comparison with a commercial computational fluid dynamics (CFD) tool, called FLUENT, as well as other Green's function-based thermal-analysis methods.
II. CHIP-LEVEL THERMAL-ANALYSIS ISSUE
This paper mainly considers the steady-state thermalanalysis problem and provides a fast chip-level thermalanalysis method of O(N lg N ) complexity, where N is the number of blocks that discretize the heat-source and temperature-observation regions. The provided thermalanalysis method can be integrated into inner-loop thermalanalysis procedures in a thermal-aware chip design flow, such as thermal-aware floor planning and cell placement and the analysis of signal-pattern dependent power dissipation [14] , [34] .
A. Heat-Conduction Equation for Chip-Level Steady-State Thermal Analysis
In thermal analysis, a given chip can be described by an MTM, which is shown in Fig. 1(b) . Fig. 1(a) illustrates two chip examples: Example A illustrates the use of wire-bonding technique; and example B illustrates the use of flip-chip packaging technique [35] , [36] . The MTM can describe both types of chips, whereas the STM, i.e., a reduced MTM of one layer, is often used in traditional Green's function-based thermalanalysis methods. The STM can include only the chip active region into analysis by approximating the thermal effects of the other chip regions and the packaging materials with the heat transfer rates at the chip top and bottom surfaces. In contrast, the MTM can include the entire chip region and the multiplelayer packaging materials. Therefore, this paper uses the MTM shown in Fig. 1 (b) to model a given chip. Given a chip, its steady-state temperature distribution can be obtained by solving the 3-D time-independent heat-conduction equation [17] , which in the Cartesian coordinate system is given by
where T denotes temperature (in kelvin or K); the small letter k denotes the material thermal conductivity (in W/m K); and f denotes the heat-source power density (in watts per meters cubed). In the given chip, thermal conductivity k is a piecewise constant function, with k in each layer assigned a constant value. As shown in Fig. 1(b) , k is only z-axis dependent, with
The top ambient temperature T a (x, y) and the bottom ambient temperature T a (x, y) have often been specified as the same constant in traditional Green's function-based thermalanalysis methods. In reality, T a and T a may be considerably different and have large spatial variations in the x − y plane, due to the temperature gradients inside the simulated chip and the inequity of heat flow from different chip surfaces to the outer environment. Therefore, this paper represents T a and T a by 2-D functions, which have many benefits. For example, the temperature of each bump in example B in Fig. 1(a) can be set as the ambient temperature for the tile where the bump is located. Therefore, the temperatures of all the bumps can be completely incorporated into thermal analysis by a corresponding 2-D function, in contrast with the conventional methods that approximate those different bump temperatures by only the same constant value. This paper reasonably assumes that the four chip sidewalls are surrounded by the same ambient temperature. This chip-sidewall ambient temperature is chosen as the reference temperature, i.e., T in (1), T a and T a are the temperature deviations from the sidewall ambient temperature.
B. Heat-Conduction BCs
Three sets of BCs are specified for the heat conduction equation (1) 
If the four sidewalls remain at a specific sidewall ambient temperature, the Dirichlet's sidewall BCs should be specified
where the right-hand sides are zero, because the sidewall ambient temperature has been chosen as the reference value.
In the above, capital letters X and Y denote the dimensions of the chip along the x and y axes, respectively. The chip vertical dimension is specified by interval [z 0 , z n ]. Without explicitly elaborating, the Neumann's sidewall BCs (2) are used in this paper to solve the heat-conduction equation.
2) Interlayer BCs: For any horizontal inner interface z m , for 0 < m < n, interlayer BCs are specified to ensure the continuity of temperature, described by (4a), and the continuity of per unit-area heat flux through the interface, described by (4b) as
3) Top-Bottom BCs: At the chip top and bottom surfaces, the phenomena of heat transfer with the ambient environment are described by heat-convection BCs
Here, h (or h) is the heat transfer rate between the chip bottom (or top) surface z 0 (or z n ) and the ambient, with units watts per squared meters. Given a power density distribution f (x, y, z), the chip temperature distribution T (x, y, z) can be solved from the heat conduction (1) , under the three sets of heat-conduction BCs. Since grid-based thermal-analysis methods normally require volume or surface meshing, employing large amounts of grids in modeling those regions that are of little interest renders the grid-based methods inefficient for performing chip-level thermal analysis. Contrastingly, the application of Green's function in thermal analysis helps discern the important and impertinent chip regions, thereby improving the thermal simulation time by orders of magnitude [14] - [16] . In the following sections, a fast Green's function-based thermal-analysis method will be introduced.
III. GREEN'S FUNCTION-BASED THERMAL ANALYSIS
Consider the top-bottom BCs in (5). Since they are inhomogeneous, chip temperature distribution is separated into two parts: 1) an inhomogeneous solution, denoted by T i , which satisfies the Poisson's equation imposed with zero top and bottom ambient temperatures and 2) a homogeneous solution, denoted by T h , which satisfies the Laplace's equation imposed with the given 2-D top and bottom ambient temperature functions. Therefore, at a given chip location (x, y, z), there exist an inhomogeneous temperature T i (x, y, z) and a homogeneous temperature T h (x, y, z)
A. Inhomogeneous Solution
The inhomogeneous solution T i satisfies the heat conduction equation (1) and all three sets of heat-conduction BCs, but with the right-hand sides of the top-bottom BCs (5) replaced by zeros. The complete equations for T i , except the sidewall and interlayer BCs, are described as
The inhomogeneous solution T i can be obtained by using the Green's function of (6), which is called in this paper as the heat-conduction Green's function, being denoted by G(x, y, z|x , y , z ). G corresponds to the temperature distribution of the chip under the top-bottom BCs (6b) and (6c), when the power density distribution f (x, y, z) is a Dirac delta function δ(x − x , y − y , z − z ), which denotes a unit-strength heat source at chip location (x , y , z ). The complete equations for G, except the sidewall BCs, are given in the following:
Given the heat-conduction Green's function G, the inhomogeneous solution T i (x, y, z) can then be represented as the spatial convolution of power density distribution f with G
where V denotes the entire volume space of the simulated chip.
B. Homogeneous Solution
The homogeneous solution T h satisfies the homogeneous heat-conduction equation obtained by setting the right-hand side of (1) to zero. Meanwhile, T h satisfies the three sets of heat-conduction BCs given in Section II-B. In summary, the complete equations governing T h are described below as
Owing to the principle of superposition, separating the entire temperature solution T into two parts has allowed representing the inhomogeneous solution T i by the convolution integral (8) and representing T by the summation of T i and T h .
C. Discussion on Green's Function-Based Thermal Analysis
By assuming a zero homogeneous solution T h , traditional Green's function-based thermal-analysis methods mainly consider the inhomogeneous solution T i [14] - [16] . This paper additionally addresses the homogeneous solution T h and uses general 2-D functions to describe the ambient temperatures at the top and bottom surfaces of the simulated chip. Since the homogeneous solution T h and the inhomogeneous solution T i are independent, and the former does not depend on the power density distribution f , T h should be computed only once for a given ambient condition.
The Green's function for the Poisson's equation has been discussed in the literature. In [37] , the Green's function for the 2-D Poisson's equation was considered, under various types of BCs and geometrical configurations. In [24] , the Green's function for the 3-D Poisson's equation was derived for parasitic extraction, under the assumption that the chip horizontal dimensions were infinite. For substrate modeling, in [25] , Green's function was derived with the Neumann's sidewall BCs imposed and with the potential or potential gradient at the chip top and bottom surfaces set to zero; and in [26] , numerical stability issue was further considered. In thermal analysis, however, the two surfaces of the chip should be imposed with general heat-convection BCs. Considering one homogeneous heat-conduction material, [14] derived the Green's function by assuming a heat-insulation BC on the chip top surface, and [16] derived the Green's function under the Neumann's sidewall BCs. To consider heterogeneous materials, the multilayer heatconduction Green's function will be derived in this paper.
In the following sections, this paper at first derives a set of analytical formulas for the inhomogeneous solution T i and then for the homogeneous solution T h . For the derivation of T i , this paper mainly considers the required multilayer heat-conduction Green's function, including the s-domain version.
IV. DERIVING THE INHOMOGENEOUS SOLUTION
The inhomogeneous solution T i has been given in the form of (8) . To solve the required heat-conduction Green's function G from its governing equations in (7), this paper employs the eigen-expansion technique [38] . Consider that the heat conduction equation (1) is imposed with the Neumann's sidewall BCs (2), which approximate that there is no heat transfer between the simulated chip and the surrounding environment via the four chip sidewalls, because the chip thickness is way smaller than its horizontal dimensions. Then, G should satisfy the following sidewall BCs:
Consequentially, orthogonal cosine functions are chosen as eigenfunctions.
A. Eigen-Expansion of Heat-Conduction Green's Function
The domain of the heat-conduction Green's function G(x, y, z|x , y , z ) was initially limited to the entire chip volume space V. To obtain an eigen-expansion of G, the domain of G is expanded from space V to the entire 3-D space, and G is expanded to a periodic even function of x of period 2X, as well as a periodic even function of y of period 2Y . Then, the following eigen-expansion of G results:
Here, G ij is the eigen-expansion coefficient and φ ij is the eigenfunction defined by φ ij (x, y) = cos(iπx/X) cos(jπy/Y ). Eigen-expansion (11) ensures that G satisfies the Neumann's sidewall BCs in (10) .
Insert (11) into (7). Then, multiplying the two sides of (7a) by φ ij (x, y) and integrating over the x and y dimensions of the chip leads to (12a), due to the orthogonality of eigenfunctions (7), with a Dirac delta heat source imposed at the location (x , y , z ) and the ambient temperatures set to zero. (b) Equivalent circuit that describes the 1-D governing equations in (12) (small letter z denotes a location, while capital letter Z denotes TL characteristic impedance). [38] . After simplifying the remaining equations in (7), the complete equations governing the eigen-expansion coefficient G ij are obtained
Here,
, where δ i0 and δ j0 are Kronecker deltas. After the eigenexpansion coefficient G ij is solved from (12) , G can be obtained from (11) .
The eigen-expansion coefficient G ij is derived in the following.
B. Eigen-Expansion Coefficient
When i = j = 0, γ ij becomes zero. Then, the governing equations in (12) can be shown to be equivalent to the circuit equations for an n-section nonuniform line conductor of per unit-length (PUL) conductance k(z). Each section of the line corresponds to one layer in the MTM in Fig. 2(a) , which is for the 3-D governing equations in (7), and has a length equal to that layer's thickness. The two ends of the line are terminated by two resistors of resistances R = 1/h and R = 1/h. Assume the source location (x , y , z ) is in the pth layer of the MTM and the target location (x, y, z) is in the qth layer of the MTM. Then, at the location z in the pth section of the line conductor, there is a current source input I s of intensity c 00 φ 00 (x , y ). Fig. 2(b) shows the equivalent line conductor circuit. The voltage and current at the location z of the shown line conductor, V (z) and I(z), satisfy
Therefore, the eigen-expansion coefficient G ij (z|x , y , z) corresponds to the voltage at the location z in the qth section of the line conductor; (12a) corresponds to the Kirchhoff's current law at that location; (12b) and (12c) are equivalent to the current and voltage continuity conditions at the interface between the mth and the (m + 1)th line sections. The last two equations in (12) correspond to the circuit equations governing the two ends of the line. The eigen-expansion coefficient G ij (z|x , y , z ) is consequentially obtained by solving the voltage at the location z in the line conductor. The formula for G ij is given by
where H 00 is the transfer impedance of the line conductor from the location z to the location z given by
The symbols used previously are explained hereafter. In this paper, when a nonuniform line (either a line conductor or a transmission line) is used in an equivalent circuit, for the mth line section, Z m denotes the input impedance seen from that section's bottom boundary toward the bottom side of the equivalent circuit; Z m denotes the input impedance seen from that section's top boundary toward the top side of the circuit; Z m denotes the characteristic impedance of that section; and l m is the section length. There are two special cases: Z 0 denotes the input impedance seen from the location z = z 0 to the top side of the circuit, and Z n+1 denotes the input impedance seen from the location z = z n to the bottom side of the circuit. For the equivalent line conductor circuit shown in Fig. 2(b) ,
When i + j > 0, a similar circuit equivalence that will facilitate solving G ij from (12) can be established from the similarity between (12) and the following transmission-line (TL) equations:
, where the propagation constant and the characteristic impedance of the TL are given by γ = (R + sL)(G + sC) and Z = (R + SL)/(G + sC), respectively [39] , [40] . The governing equations of G ij in (12) can be shown to be equivalent to the circuit equations for an n-section nonuniform TL. In the equivalent TL circuit, each line section corresponds to one layer in the MTM in Fig. 2(a) and has a length equal to that layer's thickness. The PUL parameters of the mth TL section, R, L, C, and G satisfy
The two ends of the TL are terminated by two resistors of resistances R = γ/h and R = γ/h, and at the location z in the pth section of the TL, a current source input of intensity I s = (c ij /γ ij )φ ij (x , y ) is imposed. Consequentially, this paper uses the same circuit diagram that is for the line conductor circuit to illustrate the equivalent TL circuit, as again shown by Fig. 2(b) . Note that the two terminating resistors choose the resistance values enclosed in the parentheses.
According to Fig. 2(b) , the eigen-expansion coefficient G ij (z|x , y , z ) corresponds to the voltage at the location z of the TL under a current source input I s at the location z . Therefore, with the help of the transfer impedance of the TL, G ij (z|x , y , z ), for i + j > 0, is obtained in the following:
where H ij is the normalized transfer impedance from the location z to the location z of the TL by the propagation constant γ,
Those input impedances Zs and Zs have recurrence formulas: For one TL section in a nonuniform TL, the input impedance at its one boundary, denoted by Z in , has a recurrence formula
where ZL is the load impedance at the other boundary, ZC is the characteristic impedance of this TL section, and L is the section length.
To demonstrate the multilayer heat-conduction Green's function derived here, the following uses a multilayer structure considered by Albers as an example [28] .
D. Surface-Temperature Solution for a Multilayer Structure by Employing the Multilayer Heat-Conduction Green's Function
In [28] , Albers gave a recursion relation for the steady-state surface temperature of a multilayer structure and showed that the recursion analytically agrees with Kokkas' solution for up to three layers [27] . By using the multilayer Green's function derived previously, the following obtains a surface-temperature solution that agrees with Albers' recursion relation for arbitrary number of layers.
The multilayer structure used by Albers is a special case of the MTM in Fig. 1(b) by letting 
Therefore, according to (8) , (11), (13) , and (15), the surface temperature can be given by
where (14), H 00 (z n |z n ) is obtained as
Inserting l = l n and Z n = ∞ into (16) and employing (18),
Note that since h = ∞, Z 2 = Z 1 tanh γl 1 . Clearly, after a simple transformation τ m = Z m+1 k m , (19) , (20) , and (21), obtained by employing the multilayer Green's function derived in this paper, are the same as the analytical formulas derived by Albers [28] . In terms of numerically computing the surface temperature, Kokkas presented extensive numerical results in [27] and discussed the convergence issue of the series expansion (19) .
E. Discussion on Deriving the Multilayer Heat-Conduction Green's Function
By integrating the eigen-expansion technique and classic TL theory, this paper has derived the multilayer heat-conduction Green's function, with the Neumann's sidewall BCs (2) being imposed. By using the multilayer Green's function, the steadystate temperature distribution due to an arbitrary power density distribution can be obtained. For example, this paper has derived a surface-temperature solution that agrees with Albers' recursion relation for a multilayer structure. The methodology of deriving the multilayer Green's function can still be applied, when other types of sidewall BCs are considered. For example, consider using the Dirichlet's sidewall BCs (3), i.e., assuming that the sidewall temperatures remain a constant value. After the eigenfunction is redefined as φ ij (x, y) = sin(iπx/X) sin( jπy/Y ), the same form of equations as those in (12) still results in governing G ij . Therefore, the heatconduction Green's function under the Dirichlet's sidewall BCs can be derived in the same way as described previously. Szekely et al. [41] have presented a comprehensive library of eigenfunctions, which can be employed for deriving Green's function under other sidewall BCs.
In calculating the Green's function derived here, the relationship between the eigen-expansion coefficients and circuit transfer functions leads to the following observation: When heat transfer rate h or h is zero or close to zero, the load impedances at the end sides of the equivalent circuits become infinite or too large to be represented in a floating-point number system; therefore, instead of using impedance formulations, the use of admittance functions in calculation can avoid numerical overflows. The following asymptotic estimation about H ij can also be made by expanding the hyperbolic functions in the explicit formulas (16) and (17) (17) . In the special case that z = z = z n , H ij has a concise form (21) , by which H ij can be efficiently computed.
Proceeding as described, the multilayer Green's function for the time-dependent heat-conduction equation is derived as follows.
F. Derivation of the s-Domain Multilayer Heat-Conduction Green's Function
The time-dependent heat-conduction equation for the MTM in Fig. 1(b) is described by
where ρ is the density of the material and c is the specific heat. The multilayer Green's function for (22) , denoted by G(x, y, z, t|x , y , z ), is the temperature solution to (22) under zero initial temperature distribution and zero ambient temperatures, when a Dirac delta source is imposed as the power density distribution, i.e., f (x, y, z, t) = δ(x − x , y − y , z − z , t). Consequentially, in the s-domain, the Laplace transform of G(x, y, z, t|x , y , z ), or the s-domain Green's function G(x, y, z, s|x , y , z ), satisfies
where d is the material thermal diffusivity, with
into (23) . The same set of governing equations as in (12) is obtained for
. Therefore, the equivalent circuit in Fig. 2(b) is employed to derive the eigenexpansion coefficient G ij .
Note that since γ ij is now z-axis dependent, circuit parameters in Fig. 2(b) should be altered in the following way. For the mth line section, its propagation constant and characteristic impedance are specified as
, respectively. Here, d m is the thermal diffusivity of the material in the mth layer. The intensity of the current source input and the resistances of the two terminating resistors are specified by I s = c ij φ ij (x , y ), R = 1/h, and R = 1/h, respectively.
The formulas for G ij obtained here are similar to (15) and (16)
When γ (m) goes to zero, (25) can be reformulated by employing the following:
Apparently, changing the eigenfunction φ ij will lead to the s-domain multilayer Green's function under other types of BCs.
G. Application of the s-Domain Multilayer Green's Function in Computing the Thermal Transfer Impedance
With the s-domain multilayer Green's function, the thermal transfer impedance from an arbitrary-shape input volume iv to an arbitrary-shape output volume ov, denoted by R 
For the thermal transfer impedance at the top surface of a multilayer structure, Kokkas gave the solution for up to three layers [27] , and the general solution for arbitrary number of layers was given implicitly in [29] by a system of linear equations and explicitly in [19] by the products of 2 × 2 transfer matrices. Based on (26), the thermal transfer impedance at the surface is obtained below in a concise form.
The multilayer structure used in the literature is a special case of the MTM in Fig. 1(b) by letting h = 0 and h = ∞. Therefore, at the top surface of the MTM in Fig. 1(b) , the thermal transfer impedance to any point pt of location (x, y, z n ) from an arbitrary-shape heat-source region hs of area A, R (hs,pt) th , can be obtained by inserting (24) and (25) into (26) R (hs,pt) th
where I ij = hs φ ij (x , y ) dx dy . Fig. 3 . Complex locus of the thermal impedance for the structure examined in [19] , [42] , and [43] , computed by (27) and (28) .
Inserting l = l n , l = 0, and Z n = ∞ into (25) and employing (18) , the following formula is obtained:
That h = ∞ leads to R = 0 and Z 2 = Z 1 tanh γ (1) l 1 . By employing (27) and (28), the thermal transfer impedance at the surface can be efficiently computed. The complex locus results computed by (27) and (28) for an examined structure in the literature [19, Fig. 8 Fig. 17 ] are plotted in Fig. 3 , which show good agreement with the results in [19] , [42] , and [43] .
To establish compact thermal models [19] , [20] [29], the required thermal-transfer-impedance matrices can also be generated by the s-domain multilayer Green's function-based method, formulated in (26) . In the same way as the 2 × 2 transfer matrix approach in [19] , the presented method by (26) leads to fully analytical double Fourier series such as (27) . With the explicit formulas derived for the coefficient H ij , the efficiency of establishing compact thermal models can be improved. For example, to compute the surface thermal transfer impedance, a system of equations should be solved in an implicit method, and several times more complex number calculations are required by a transfer matrix method than by (28) .
This section has derived the multilayer heat-conduction Green's function with the inclusion of the s-domain version and demonstrated the Green's function usage by the known examples in the literature. Since this paper mainly considers the steady-state thermal issue, the Green's function G(x, y, z|x , y , z ) derived here will be used in the following sections.
V. DERIVING THE HOMOGENEOUS SOLUTION This section derives the homogeneous solution T
h from (9) by following the same procedure that derives the heatconduction Green's function G, i.e., by employing the eigenexpansion technique and TL theory.
A. Eigen-Expansion of the Homogeneous Solution
The even periodic expansion is similarly applied to the homogeneous solution T h (x, y, z), and the 2-D top and bottom ambient temperature functions T a (x, y) and T a (x, y). Then, the eigen-expansions of T h , T a , and T a are obtained as follows:
where t h ij , t a ij , and t a ij are eigen-expansion coefficients, and the eigenfunction remains as φ ij (x, y) = cos(iπx/X) · cos(jπy/Y ). By the eigen-expansion (29a), T h automatically satisfies the Neumann's sidewall BCs (9f).
Insert (29) into (9) and eliminate the φ ij (x, y) terms in those equations. Then, the complete equations governing the eigenexpansion coefficient t h ij are obtained
Here, γ ij remains as 
B. Eigen-Expansion Coefficient t
h ij (i = j = 0) Let i = j = 0, and γ ij becomes zero. Then, the governing equations in (30) can be shown to be equivalent to the circuit equations for an n-section nonuniform line conductor of PUL Fig. 4 shows the equivalent line conductor circuit and the MTM that describes the governing equations in (9). Comparing Fig. 4(b) to Fig. 2(b) , this line conductor differs in two aspects from the equivalent circuit in Fig. 2(b) for deriving G 00 : There are two voltage sources driving the two ends of this line conductor through the two resistors, and there is a no current source input at the location z in the pth section of this line conductor.
According to the shown equivalent circuit, the eigenexpansion coefficient t 
where
This paper has used the same symbols as previously.
C. Eigen-Expansion Coefficient t
h ij (i + j > 0) When i + j > 0, an equivalent TL circuit can be constructed to derive t h ij . Compare (30a) to the TL equations Fig. 4(b) as well. Note that the two resistors at the two TL ends choose the resistance values enclosed in the parentheses, i.e., R = γ/h and R = γ/h.
Since the eigen-expansion coefficient t h ij (z) corresponds to the voltage at the location z in the qth TL section, t h ij (z) is derived by solving the voltage at that location. The formula for t
Here, l q = z q − z, l q = z − z q−1 , and
In the previous procedure, the homogeneous solution T h has been derived under the Neumann's sidewall BCs (2) . When the Dirichlet's sidewall BCs (3) are imposed, the same procedure as the previous can still be followed to derive the corresponding homogeneous solution by merely changing the eigenfunction to φ ij (x, y) = sin(iπx/X) sin( jπy/Y ). the inhomogeneous solution. The algorithm for computing the homogeneous solution having the same complexity will be introduced later.
VI. COMPUTING THE INHOMOGENEOUS SOLUTION

A. Heat-Source Model for the Power Density Distribution f
At first, the heat-source model is introduced. The proposed method employs uniform cells to discretize the heat-source regions and the target (temperature observation) regions. Heat sources in one layer, e.g., the pth layer, are partitioned into A × B uniform cells, each being of dimensions (X/A) × (Y /B) × (z p2 − z p1 ) and having a uniform power density, as shown in Fig. 5(a) and (b) . Inside a given layer, the cell that is the (a + 1)th in the x direction and the (b + 1)th in the y direction is named cell (a, b) , where 0 ≤ a ≤ A − 1 and 0 ≤ b ≤ B − 1. For a given cell (a, b), its power density is denoted by f ab , and its average inhomogeneous temperature is denoted by T i ab . According to (8) , when there are multiple layers of heat sources, the inhomogeneous solution T i at a given target layer, e.g., layer q, can be obtained by superposing each inhomogeneous solution at layer q caused by a single layer of heat sources. Therefore, it is adequate by providing an algorithm that evaluates the inhomogeneous solution T i at layer q, caused by the heat sources at only one layer, e.g., layer p. Layer q is illustrated in Fig. 5(a) and (c) . To obtain the inhomogeneous solution at layer q caused by the heat sources in layer p, traditional Green's function-based methods need O(A 2 B 2 ) computations, due to the dense matrix-vector product. By employing the derived multilayer heat-conduction Green's function, this paper introduces a faster yet accurate algorithm to compute the inhomogeneous solution in O(AB lg(AB)), which is often written as O(N lg N ) in this paper.
B. Inhomogeneous Temperature Caused by One Layer of Heat Sources
Consider heat-source layer p, which has a thickness of z p2 − z p1 , as illustrated in Fig. 5(b) . Insert eigen-expansion (11) into (8) and carry out that integral by convoluting the multilayer heat-conduction Green's function with the power density distribution at layer p. Then, the inhomogeneous temperature at an arbitrary location (x, y, z), T i (x, y, z), is derived as follows:
The previous formula for F ij is the 2-D DCT of f ab [44] . Therefore, all F ij , for 0 ≤ i ≤ A − 1 and 0 ≤ j ≤ B − 1, can be computed in O(AB lg(AB)) [45] . For i, j outside that range, the value of F ij can be obtained by exploiting the periodicity of F ij : (36) , this paper has used the following trigonometric identity in simplification:
C. O(N lg N ) Algorithm for Computing the Inhomogeneous Solution T i
Consider the target layer q, which is of thickness z q2 − z q1 , as illustrated in Fig. 5(c) . For a given cell (a, b) in layer q, its average inhomogeneous temperature T i ab is obtained by integrating the inhomogeneous temperature T i (x, y, z) in (35) over cell (a, b), as follows:
where IH ij is given by
Note that in (38) , the trigonometric identify in (37) has been used. Then, the series representation of T i ab in (38) is truncated to the following form:
This truncated series representation of T i ab is the 2-D inverse DCT (IDCT) of F ij IH ij . As a result, the proposed algorithm to evaluate the inhomogeneous solution at layer q, caused by the heat sources at layer p, consists of one 2-D DCT procedure to compute F ij based on (36) and one 2-D IDCT procedure to compute T i ab based on (40) . The algorithmic complexity is O(AB lg(AB)) [45] . Fig. 6 shows the proposed algorithm Compute-T i for evaluating the inhomogeneous solution. Note that the truncation of the infinite series (38) up to orders A and B permits one to use the 2-D DCT/IDCT to achieve an O(AB lg(AB)) algorithm. The accuracy of this truncation approximation can be improved by folding back spectral components of orders higher than A and B into spectral components of orders lower than A and B, i.e., adding DCT coefficients F ij IH ij with i ≥ A and j ≥ B to the corresponding DCT coefficients F ij IH ij with i < A and j < B, because of the periodicity of cos(iπ(2a + 1)/2A) cos(jπ(2b + 1)/2B). The later experimental results will demonstrate that the simple truncation given by (40) already provides sufficient accuracy, notwithstanding without folding back any high-order spectral components.
D. Precharacterization of IH ij
For a given chip structure, all IH ij s should be precharacterized only once. Then, for any given power density distribution in the form of f ab , its 2-D DCT F ij should be multiplied by the precalculated value of IH ij , and then the 2-D IDCT of F ij IH ij will produce the corresponding inhomogeneous temperature T i ab . The following paragraphs detail the precharacterization of IH ij .
LetĤ ij denote the integral term in (39), i.e.,Ĥ ij =
To computeĤ ij , it should be noted that in the representations of H ij given in (14) and (16), this paper has assumed that either the source layer p is lower than the target layer q, or both p = q and z ≤ z, to simplify the presentation. When the assumption is not satisfied, H ij can be obtained by exploiting the reciprocity of transfer functions: If p = q and z > z, H ij can be obtained by exchanging z and z in (14) and (16); otherwise, if p > q, H ij can be obtained by exchanging the subscripts p and q, as well as z and z , in (14) and (16) . Therefore, this paper considers three cases in computingĤ ij .
1) Case That Layer p and Layer q are the Same (p = q):
From (14) and (16),Ĥ ij is obtained as shown in (41) at the bottom of the page.
2) Case That p < q: From (14) and (16),Ĥ ij is obtained as follows:
3) Case That p > q: The formula forĤ ij is similar to (42) . In this case,Ĥ ij can be obtained by exchanging the subscripts p and q in (42), and also the subscripts p and q in coefficients
, and E ij . The previously used coefficients are given by
According to the equivalent TL circuit shown in Fig. 1(d − z q1 ) and has a uniform homogeneous temperature, as shown in Fig. 5(c) . Each cell discretizing the domains of the top and bottom ambient temperature functions is of dimensions (X/A) × (Y /B) and has a uniform ambient temperature, as shown in Fig. 5(d) . 
A. Eigen-Expansion Coefficient t a ij and t a ij
The eigen-expansion coefficient t a ij in the eigen-expansion (29b) is defined by an integral
Use the introduced discretization scheme and carry out the above integral to reformulate t a ij as follows:
where t 
In the formulation of t a ij in (43) , this paper again used the trigonometric identity (37) .
Similarly, based on (29c), the eigen-expansion coefficient t a ij is represented as
Formulas (44) and (46) 
Here, TH ij is given by 
Then, the series representation of T h ab in (47) is truncated to the following form: Fig. 7 . Note that folding back high-order spectral components TH ij s can also improve the accuracy of the truncation approximation (50). However, the later experimental results will demonstrate that the simple truncation up to order A and B, (50) is sufficiently accurate notwithstanding without the folding back of any high-order spectral components. For i + j = 0
C. Formulas for IH
where l q1,2 = z q1,2 − z q−1 , and D q ij is the reflection coefficient of the qth TL section, seen from its bottom boundary toward N lg N ) complexity. However, the involved DCT and IDCT coefficients have different physical meanings. In Compute-T i , IH ij is a major coefficient, which is related to the transfer impedance of the equivalent circuits. In Compute-T h , IH ij and IH ij are major coefficients however, which are related to the voltage transfer functions of the equivalent circuits.
VIII. EXPERIMENTAL RESULTS
A. Example Chip
The proposed O(N lg N ) thermal-analysis method based on the multilayer heat-conduction Green's function, named LOTAGre, has been verified by comparisons with a CFD tool, called FLUENT. As introduced in Section II, by employing the MTM in Fig. 1(b) , LOTAGre can consider different types of chip packaging scenarios, e.g., wire-bonding packaging and flip-chip packaging. The following uses a die in flip-chip packaging to demonstrate LOTAGre. Fig. 8 shows the chip example, which has a structure similar to the PowerPC chip [12] , [36] .
The figure shows two heat-conduction paths for the flip-chip packaged chip. One heat-conduction path transfers the heat generated in the chip active region through the silicon bulk, the thermal adhesive, and the heat sink to the top ambient environment. The other heat-conduction path transfers the heat through the bump, the under-fill materials, and the substrate to the bottom ambient environment. Fig. 8(b) shows a threelayer MTM for modeling the example chip. In the MTM, the bottom two layers incorporate the entire chip and the thermal adhesive, and the top layer models one portion of the heat sink. The thermal effects of the other regions excluded in the MTM are addressed by the top heat transfer rate h, the bottom heat transfer rate h, and the top and bottom ambient temperature functions T a (x, y) and T a (x, y). The two heat transfer rates h and h can be determined by either empirical formulas or experimental data fitting [34] , [36] . In this paper, h is set to 8675 W/(m 2 · K) and h is set to 1387 W/(m 2 · K). The chip horizontal dimensions are 2 × 2 mm 2 . Fig. 8 (b) also shows the thickness and thermal conductivity of each layer. Inside the chip layer, there is a 5-µm thick heat-source region, where six rectangular heat sources are placed. Fig. 8(c) shows the six heat sources, and the power of each heat source is given near the related heat-source box.
The temperature distribution of the example chip was analyzed using LOTAGre and FLUENT. In using LOTAGre, A and B were set to 40. However, it is recommended that A and B be the powers of two, for facilitating the DCT and IDCT procedures. At first, the homogeneous temperature distribution was analyzed. The 2-D top ambient temperature function T a (x, y) was assumed being a constant function. The specified 2-D bottom ambient temperature function T a (x, y) is shown in Fig. 8(d) . As shown by Fig. 8(c) and (d), the specified bottom ambient temperature function was very similar to the specified power density function, except that the ambient temperature values replaced the power values in Fig. 8(c) .
The results for the homogeneous temperature distribution are shown in Fig. 9(a) and (b) , where the left graphs give the homogeneous temperature distributions obtained from LOTAGre, and the right graphs show the relative differences of the calculated temperatures from FLUENT. Fig. 9 (a) and (b) demonstrates that the homogeneous temperature deviations between the two methods are within 0.04% for the heat-source region and within 0.001% for the top surface of the MTM. In terms of CPU usage, LOTAGre took 1.193 s to precharacterize all IH ij and IH ij and then took only 47 ms to calculate the homogeneous temperature distribution, while FLUENT took 269 s to obtain the solution. A SUN Blade 1500 machine was used in running the experiments. Different sets of parameters h, k 2 , and h were also experimented for the MTM shown in Fig. 8(b) , and the temperature distributions of the top surface and the heat-source region of the MTM were again solved by LOTAGre and FLUENT, respectively. The results are shown in Table I , where letter H indicates the homogeneous temperature results, while letter I indicates the inhomogeneous temperature results; Max. indicates the maximum temperature; Pre. indicates the precharacterization time taken by LOTAGre; Eva. indicates the temperature evaluation time taken by LOTAGre; FLU. indicates the run time of FLUENT; and Dev. indicates the maximum of the relative temperature differences from FLUENT. The results in the table have demonstrated the accuracy of LOTAGre, despite the large parameter variations. They also demonstrate the superior speed advantage of LOTAGre, which is around two orders of magnitude faster than FLUENT if the precharacterization time is taken into account. If LOTAGre is used in an inner loop and iterated many times for different power density distributions, the precharacterization of coefficients should be conducted only once. Therefore, LOTAGre can asymptotically be thousands of times faster than FLUENT. Table I shows that the homogeneous temperature differences between LOTAGre and FLUENT are within 0.9%, and the inhomogeneous temperature differences between the two methods are within 1.7%.
B. Scalability of LOTAGre
Theoretically, LOTAGre has an O(N lg N ) complexity, while the traditional Green's function-based thermal-analysis methods are of quadratic complexity [14] - [16] . To demonstrate the scalability, LOTAGre was employed to analyze the example chip in Fig. 8 after extending the x − y dimensions to 1.28 × 1.28 cm 2 to accommodate more standard cells. A randomly generated heat-source distribution f ab was imposed on the 5-µm thick heat-source region of the chip, which is indicated in Fig. 8(b) . Only the inhomogeneous temperature distribution was analyzed, since the homogeneous temperature distribution does not depend on the power density distribution and can be computed only once for a given ambient condition. The heatsource power density distribution and the calculated inhomo- geneous temperature distribution of the heat-source region are shown in Fig. 10(a) and (b) .
The CPU usage taken by LOTAGre during precharacterization is shown in the table in Fig. 10 For comparisons, a simple matrix-vector product program was implemented to emulate the traditional Green's functionbased thermal-analysis methods [14] - [16] . The CPU usage of LOTAGre and the traditional methods is also shown in the table in Fig. 10 . According to the table, when the number of cells A × B doubles, the temperature evaluation time by LOTAGre (LOTAGre) increased a little more than twofold while the run time by the traditional methods (Trad.) increased around four times. These run-time data closely match the theoretical complexities of LOTAGre and the traditional methods. LOTAGre clearly has superior computing speed and is also scalable to large problem size. For example, when A × B increased to 1024 × 1024, a chip of one million standard cells was analyzed in less than 8 s by LOTAGre. Contrastingly, the traditional methods became extremely slow even when the number of cells was no more than 256 × 512, or one-eighths of one million.
C. STM and Effective Thermal Thickness (ETT)
In the thermal analysis of a real multiple-layer structured IC, traditional Green's function-based methods usually model the heat-conduction path as a one-layer structure, by approximating the MTM by an STM with effective heat transfer rates to the ambient. Fig. 11(a) illustrates the STM approximation to the MTM of the example chip. In the figure, h e is the effective heat transfer rate from the top of the STM to the ambient, determined by the approach in [34] ; and ETT is called the effective thermal thickness.
To determine the accuracy of the STM approximation for the example chip shown in Fig. 8 , the STM in the rightmost diagram in Fig. 11(a) was used in LOTAGre to analyze the temperature distribution of the heat-source region. The temperatures obtained by using this STM approximation were compared with the temperatures generated by FLUENT simulation of the MTM in Fig. 8(b) . The maximum percentage errors of the calculated temperatures based on the STM, versus the ETT, are plotted in Fig. 11(b) . The figure shows that the accuracy of using the STM is very sensitive to the ETT. For the simulated chip, when ETT = 250 µm, the maximum percentage error of the calculated temperatures using the STM is 2.41%; when ETT = 240 µm, the maximum percentage error is 3.93%; however, when ETT = 210 µm, the percentage error is as large as 26.14%. To ensure the temperature errors within 2.4%, both the chip region and the thermal adhesive should be modeled. However, this is beyond the capability of the STM. When the STM is used for IC thermal analysis, the ETT should be determined very accurately, due to the large sensitivity of the accuracy of the STM to ETT. Compared to the STM approximation approach, LOTAGre is based on the MTM. Therefore, it can provide better accuracy and more modeling capability, in addition to have a low run-time complexity.
IX. CONCLUSION
This paper has introduced a computationally efficient fullchip thermal-analysis method, called LOTAGre which is shown to have an O(N lg N ) complexity. The method solves the steady-state heat-conduction equation by mainly employing the multilayer heat-conduction Green's function in order to eliminate the computationally expensive modeling mandated by conventional numerical analysis methods such as FD and FE methods. Further, the proposed method, LOTAGre, analyzes the effects of ambient temperature on thermal distribution within a chip by solving the homogeneous solution based on general 2-D ambient temperature functions. By combining the eigenexpansion technique and classic TL theory, this paper has systematically derived analytical formulas for the homogeneous and inhomogeneous solutions to the heat-conduction equation, based on a general MTM. The MTM is capable of modeling multilayer ULSI chips with their accompanying heat sinks and mounting accessories. This paper considers different sidewall BCs and also gives fully analytical formulas for the s-domain multilayer Green's function. By conducting extensive amount of simulation experiments, this paper establishes that LOTAGre is as accurate as FLUENT, a commercial CFD tool. However, the use of the multilayer heat-conduction Green's function and DCT/IDCT algorithms enable LOTAGre to run two to three orders of magnitude faster than FLUENT and traditional Green's function-based methods. Finally, this paper discusses the empirical results of the conventionally used STM to point out its limitations in the thermal analysis of multiple-layer structured chips.
